Part select in Verilog

Verilog allows you to declare the ranges of wires of components in
either increasing or decreasing order (0:n] or [n:0].

However, all references in a given system have to follow that same order
- regardless of whether it is a part-select, non-indexed assignment(s) etc.